Abstract: Efficient timing macromodels for CMOS static NAND-type and NOR-type latches are developed, to compute analytically their signal timing under different input state transitions. The timing equations in the macromodels are derived from the effective dominant pole of the linearised large-signal equivalent circuit of a latch under the characteristic-waveform consideration. Through extensive comparisons with SPICE simulations, it is found that the macromodels have a maximum error of 22% for the total propagation delay times of the latches, with different device sizes, capacitive loads, device parameter variations, noncharacteristic-waveform input excitations and input-state transitions. When incorporated with the timing models of CMOS combinational logic gates, the macromodels can also be applied to characterise the signal timing of static sequential integrated circuits. Application examples on two CMOS clocked flip-flops and experimental verifications on a fabricated CMOS master-slave T flipflop are successfully made to confirm the accuracy and applicability of the developed macromodels. Reasonable accuracy, wide applicable ranges and CPU-time, and memory efficiency have made the macromodels very attractive in many CAD applications.
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List of principal symbols

Cbd(bs)
= bulk-drain (bulk-source) pn junction capacitance of a MOSFET
CBD(B,)
= linearised bulk-drain (bulk-source) pn junction capacitance of a MOSFET = gate-bulk capacitance of a MOSFET = gate-drain (gate-source) capacitance of a = bulk threshold parameter in SPICE, which represents the proportionality factor relating the change in threshold voltage to backgate bias = drain current of a MOSFET = effective or electrical channel length of a = mask channel length of a MOSFET = fan-out number = substrate doping concentration (SPICE device parameter) = effective dominant pole in the fall (rise) characteristic waveform case = magnitude of electronic charge = initial fall delay times of the voltage wave-= channel oxide thickness = critical field for mobility degradation = critical field exponent in mobility degrada-= surface mobility (SPICE device parameter) = horizontal field factor in mobility degra- It is known that the set/reset (S/R) latch is one of the commonly-used building blocks in static sequential circuits; it serves as a basic core in a static flip-flop. Generally an S/R latch can be formed by cross-coupling two NOR gates or NAND gates. Both types of S/R latches have complex regenerative feedback paths which may cause difficulty in numerical convergence, or lead to too much CPU-time consumption in transient simulations using SPICE or other circuit simulators. This problem becomes worse for complex VLSI circuits which may contain more latches.
It is the aim of this paper to solve this problem by developing a general timing macromodel for CMOS S/R latches. In this modelling approach, the large-signal equivalent circuit of a CMOS latch is first constructed according to the characteristic waveform 11, 21 consideration. Then the circuit is linearised by using a similar technique as in the case of CMOS combinational logic gates [a]. From the linearised circuit, the effective dominant pole can be found by using the dominant-poledominant-zero (DPDZ) technique [2] . Then the signal timing of the latch can be explicitly expressed in terms of various device and circuit parameters. These expressions form the timing macromodels of CMOS S/R latches.
Applying the general timing macromodels, the signal timing of various CMOS S/R latches with different MOS channel dimensions, capacitive loads, device parameters and input excitation waveforms can be quickly calculated with satisfactory accuracy. Moreover, the developed macromodels can be applied to analyse the speed characteristics of the latches, calculate the signal timing of various static CMOS flip-flops, and determine suitable device channel dimensions from a given set of timing specifications.
Macromodel construction
Since the actual chip internal voltage waveforms are some sorts of characteristic waveforms [l-21, the timing macromodels to be developed for CMOS static S/R latches are based on the characteristic-waveform considerations [2] . The resultant macromodels, however, can be applied to the noncharacteristic waveform case. This makes the macromodels more practical and versatile in analysing the actual chip timing.
As an illustrative example, a CMOS NAND-type S/R latch will be modelled in this Section. The characteristic waveform of the latch can be generated from SPICE transient simulations on a chain of identical latches with the same capacitive loads, as shown in Fig. 1 . Generally, the desired characteristic waveform, which is independent of any input excitations and nearly the same in each intermediate stage, can be obtained after three or four stages from the excited input port. Typical characteristic waveforms are shown in Fig. 2 To find the equivalent circuit for the rise-time calculation, the transient behaviour of each node voltage during the rise time must first be investigated. It is found that during this interval the voltages V,, , V23 and V24 are either kept at constant levels or changed slowly. The voltage V,, is set to a constant voltage as mentioned above. Since these slowly-changing or constant voltages, together with the power supply voltage, have negligible effect or no effect on the transient behaviour MOSFET in different operation regions (Fig. 4 and Table 1 ) [4], the overall equivalent circuit of the circuit in Fig. 3 is generated, and is shown in Fig. 5a . In this circuit, the capacitances C,, C,, C3 and C, can be expressed in terms of device capacitances and load capacitance. The expressions are given in Table 2 . To simplify the calculation, only one region is considered. It is found that such a simplification is a good compromise between calculation complexity and calculation That the characteristic waveforms are nearly independent of the input excitations implies that the output voltage V,, strongly depends on the poles or zeros of the Fig. 5a . To characterise analytically the signal timing of the output signal Vzo, through the poles and zeros, the nonlinear circuit in Fig. 5a must be linearised. A linearisation technique previously proposed [2] is adopted here to linearise the pn junction capacitance and the drain current.
After the linearisation point at t = t, is chosen, the corresponding gate-source, bulk-source and drain-source In the drain current linearisation, the linear-region drain-current equation in SPICE2 [ 3 ] is modified by linearising the square-root terms [2], discarding constant terms and replacing the voltage-dependent mobility by its fixed value at the linearisation point. The resultant expressions are given in Table 3 . By applying the equations in Table 3 , I d p l and Id,, in Fig. 5a can be written as
In the I d , , expression, V2, is set to VDD and VGSN, = V2, To further linearise the product terms and the square terms in Id,, and I d N 1 , the functions of V I 6 and V,, in the time domain must be determined. According to the dominant-pole approximation, the output voltage in each
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Generally, the linearisation point can be adjusted to minimise the calculation error. It is found that the optimal position for the linearisation point is the centre point of the linear region of the MOSFET under consideration. In this case, the linearisation point is chosen to be at V2, = 3VDD/4. Thus the time t = t , can be expressed as
Once t , is determined, the Vb,, VBs and VDs in each MOSFET can be determined accordingly to calculate the pn junction capacitances, the mobilities and the drain currents.
By using the same technique Table 2 . The factor P, t d f in a', and a; is set to a constant of 1.1. Because a, in the expression of P, is a function of P, whereas a', and a; in P, is a function P,, eqns. 12 and 14 must be solved together by using the numerical iteration.
The rise time T, and the fall time Tf can be computed by using the solved P, and P, in the formula where the conductance factors a,, a, and a3 are expressed in Table 2 . The factor P,td, in a, is nearly constant in different cases. It is, therefore, set to a fixed value of 0.7.
The linearisations of both capacitances and currents make the large-signal equivalent circuit in Fig. 5 where X , and X2 are universal constants for different CMOS NAND-type S/R latches. They were determined to be 0.66 and -0.11, respectively. Note that TpLH is the delay time, between Sand Q, of the latch.
Similarly, TpHL, the delay time between Q and Q, can be expressed as
The pair delay Tp defined as the sum of TpLH and TpHL can be written as
The pair delay Tp is the delay between-the input s and :he output Q, or equivalently between R and Q. It is the propagation delay of the latch.
In the NAND-type S/R latch, the ambiguous input state is 00 and the effective input excitation is a falling voltage. Thus only the following three input state transitions must be considered in characterising the delay time of the latches:
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For the transition in eqn. 20a, both the two inputs s and R are excited. This case was modelled as described above. For the other two transitions which are identical to each other because of the symmetric structure of the latch, the signal timing was similarly modelled with one input of the latch kept in the logic 1 state and the other excited by a falling voltage. Based on the derived timing equations, a complete timing macromode! for the CMOS +?AhTE)-type S/!? latch can be formed. Given the device dimensions, the rise/fall time of the input waveforms and the output loads of the latch, the rise, fall and delay times of the latch under all the possible excitations can be computed. On the other hand, the desired device sizes can be synthesised through the macromodel with the given timing specifications.
For the CMOS NOR-type S/R latch, the effective input excitation is a rising voltage, and the ambiguous input state is 11. The timing macromodel for the latch was similarly developed. Generally, the developed macromodels for both NAND-type and NOR-type latches have a reasonable accuracy and a wide applicable range, as will be verified in the following Section.
M a c r o m o d e l verification
To check the accuracy and the generality of the timing macromodels, comparisons with SPICE simulation results were extensively made for the latches, with different device sizes, device parameters, capacitive loads and input excitations. Fig. 6a shows the comparisons on the Table 4 where the comparisons on NOR-table latches are also made. All the latches considered in Table  4 have a minimum load of only one fanout gate and no C,. This case generally shows a maximum error in the timing calculation.
To investigate the accuracy of the macromodels under device parameter variations, comparisons for the latches with different values of the zero-bias long-channel threshold voltage V,., and mobility parameter UO were made.
It is found that the error characteristics remain the same under large parameter variations. Part of the comparisons are shown in Fig. 9a for the NAND-type latches with V,, down to 0.3 V. The corresponding comparisons for NOR-type latches are shown in Fig. 9b . Although the macromodels are developed from the characteristic-waveform consideration, it can also be applied to the noncharacteristic-waveform case. Extensive comparisons between the calculated and the simulated timing data were performed for the NAND-type (NOR-type) latches under the input excitations, with the fall times (rise times) from 1 to 100 ns. For the CMOS latches with commonly used device dimensions the error of the timing macromodels is similar to that in the characteristic-waveform case, even when the input excitation waveforms greatly deviate from the characteristic waveforms. For the latches with Wp/Wn = 0.33 or 5, the same error can be kept for the input waveforms not deviating much from the characteristic waveforms. Part of the comparisons are shown in Fig. loa, (Fig. lob) for the -NAND-type (NOR-type) latches under the input excitations with fall times (rise times) from 1 to 20 ns. Through extensive verifications, it is seen that the developed macromodels can be applied to compute the total propagation delay times of different static CMOS latches with a maximum error of 22%. The same accuracy can be maintained for the CMOS latches with the effective channel length down to 1.5 pm, width ratios Wp/Wn from 0.3 to 5 and the capacitive lead C , up to 5pF. It also can be maintained under large device parameter variations and noncharacteristic-waveform input excitations. As to the CPU-time consumption, the macromodel calculation is about 100 times as fast as the SPICE simulation. Reasonable accuracy, wide applicable range and little computation time make the developed macromodels practical, useful and efficient in computing the CMOS latch delay.
Application and experimental verification
By incorporating the timing models for CMOS combinational logic gates [2] into the developed timing macromodels of CMOS latches, the signal timing of CMOS static sequential logic circuits can be efficiently To show the worst-case err_or, the load stage connected to the output nodes Q or Q is a CMOS inverter which represents a minimum load to the flip-flop. The flip-flop is driven by a rising clock with a rise time of 2 ns, while the inputs s and R are kept in the logic 1 and 0 states, respectively. The calculated and the simulated propagation delay of the flip-flop, defined-as the total delay from the clock input to the output Q, and the propagation delay of the latch are listed in Table 5 . The maximum error is 22%.
The second flip-flop is a CMOS clocked master-slave JK flip-flop as shown in Fig. 11B . The computed and the simulated latch delay times and total delay times in both master and slave stages, with J = 1 and K = 0, are listed in Table 5 . In the master stage the error in the total delay is higher than that in the latch delay, owing to the higher error in the calculated delay of the three-input NAND gate. Except the total delay of the master stage, all other delay times have a maximum error below 22%.
To verify experimentally part of the developed macromodels, the signal timing of the CMOS clocked masterslave T flip-flop, designed and implemented through a CMOS 5 pm gate array, was measured and calculated. The logic diagram of the fabricated flip-flop is shown in Fig. 12 . Consider the slave stage of the flip-flop with its input node A in the logic 1 state. The negative edge of the The minimum required negative clock width TL can be experimentally determined by keeping the input T at VDD, and applying a voltage pulse with a large positive width and a short adjustable negative pulse width to the clock input. The negative pulse width is then reduced until ambiguous voltage states are observed. This pulse width is the measured TL . Fig. 13a shows the measured waveforms of the applied voltage pulse and the output voltage at the output node OUT2. The negative pulse width is about 32ns, and a normal output rising waveform is detected. Reducing the negative pulse width to 19.3ns, the ambiguous output voltage state can be observed as shown in Fig. 13b . Thus the measured slave latch delay is 19.3 ns. The calculated pair delay of the slave latch is 17.31 ns, which has an error of 10.3%. This reasonable accuracy is consistent with that obtained from the comparison between theoretical calculations and SPICE simulations in Section 3.
Discussion and conclusion
The timing macromodels for CMOS NAND-and NORtype S/R latches have been developed to compute analytically their signal timing. The timing equations in the macromodels are derived from the effective dominant pole of the linearised large-signal equivalent circuit of the latch under the characteristic waveform consideration. Through extensive comparisons with SPICE simulation results, it is found that the developed macromodels have a maximum error of 22% in the total propagation delay of the CMOS NAND-and NOR-type latches, with different device effective channel length down to 1.5 pm, different channel width ratios and different capacitive loads. 
Measured clock and output waveforms in a fabricated CMOS
The same accuracy is kept for the latches under device parameter variations, noncharacteristic-waveform input excitations and single-and two-input excitation. Moreover, the computation time of the macromodels is about 100 times as fast as that of the SPICE simulations. Thus the difficulties of intolerably long CPU time and possible numerical divergence in the full transient simulations can be avoided. The features of reasonable accuracy, wide applicable ranges and less CPU-time and memory consumption make the developed macromodels practical and efficient in timing analysis of CMOS latches. By combining the timing models of CMOS combination logic gates [2] with the developed latch macromodels, the signal timing of CMOS static sequential logic circuits can be efficiently computed. As an application example, the signal timing of a CMOS clocked S/R flipflop and a CMOS clocked master-slave JK flip-flop were characterised. It is shown that the accuracy of the combined model is quite satisfactory. Experimental verification of the macromodels on the delay of the NAND-type latch is also successfully performed, through the fabricated CMOS clocked master-slave T flip-flop.
Besides timing analysis, timing synthesis [2] and speed optimisation are the expected applications of the developed macromodels. They will be investigated in detail when the macromodels are incorporated into the CAD program TISA [Z]. 6 
